library ieee;

use IEEE.std_logic_1164.all;

entity and2 is
  port ( a, b : in std_logic;
        y     : out std_logic
         );
  end and2;
        
architecture and2_arch of and2 is
  begin
    y <= a and b after 5 ns;
end and2_arch;